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SECTION 1: INTRODUCTION
The problem of reliability, in particular the detection, 
location, and correction of faults, has concerned those in the 
digital computer field from the very beginning. The difficulties 
arise essentially from the complexity of the electronic systems in­
volved. Even though the failure probability of an individual 
component is minute, in such large systems the probability of a 
fault occurring somewhere may not be negligible.
Digital computers in general consist of the four familiar 
functional parts: the input-output, memory, control, and arithmetic
units. In reality, faults may occur in any unit. They may be inter­
mittent. They may cause a particular component to waver somewhere 
in the gray region between proper operation and simple, clear-cut 
error. They may have various effects, causing incorrect output, 
unintended destruction of information, incorrect storage of data, 
and so on.
Primary concern lies with the arithmetic and control units, 
where information is acted upon and transformed rather than merely 
transferred. Out of a ream of possiblities, this thesis selects 
the problem of detecting faults in the arithmetic unit, in particular 
the adder. Such faults produce errors simply by causing the adder to 
generate an incorrect sum of two binary numbers. We will not consider 
any faults in any switching circuitry external to the adder itself - 
all such components will be assumed to be previously tested and to be 
fault-free as far as this analysis is concerned.
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It is the purpose of this thesis to investigate the applica­
bility of An + B codes to the detection of faults in arithmetic units„ 
In the course of the discussion, a design for an adder and checking 
circuit using such a code is presented and analyzed. No attempt is 
made to correct errors once they have been detected. By such means 
as using NAND elements as the basic logical components, we have 
attempted to make the design amenable to modern engineering practices. 
However, there are a few problems of a practical engineering nature 
which are pointed out but left unsolved. Our main goal is to present 
a reasonable design for an error-detecting adder and to indicate the 
degree of complexity of an indicative example.
Section 2 of the thesis contains a detailed description of 
the design of the particular circuits which compose the adder. First 
is the carry-generating circuit. The scheme used is one outlined by 
Weinberger and Smith'*’, among others. The circuit computes all the 
carries from all the operand bits in a parallel fashion. Next, the 
basic adding units, denoted as BAU's, are described. These are the 
blocks of circuitry which generate a single sum bit from the two 
corresponding operand bits and the incoming carry. One BAU is there­
fore used in every stage of the adder in conjunction with the parallel 
carry-generating circuit,
Next, the theory of errors caused by a single fixed fault is 
developed. This is done in Section 3 in two formal discussions. The
A. Weinberger and J. S. Smith, "A One-Microsecond Adder Using One- 
Megacycle Circuitry," IRE Trans, on Electronic Computers, (June, 1956), 
71.
3first shows the maximum distance error which can be produced in the 
sum by such faults is distance 1. W. W. Peterson's definition2 of 
distance is employed: the distance between two binary numbers is
the number of one's in the binary representation of the absolute 
value of their difference.
The second discussion in Section 3 is a proof that, if the 
fault is fixed, the signs of any of the distance 1 carry errors which 
might appear in separate additions are all the same; and the stage in 
which the error appears is the same for ail the sums.
Having described the nature of errors caused by the allowed 
faults, in Section 4 we first characterize the codes which will 
detect such errors. Then, An + B codes of the type investigated by 
Peterson, Brown, and others are selected as the ones to be imple­
mented here. A scheme is proposed for the design of a checker which 
detects errors under the further restrictions that B = 0 and A be of 
the form 2 - 1. Finally, a single typical system is designed to
exhibit the predicted error detecting capabilities. The result is a 
fast, parallel adder which detects all errors caused by a single 
fixed fault.
W. W. Peterson, Error Correcting Codes. Cambridge- Th^
MIT Press, 1961, 2367 ----- “ 6
3
David T. Brown, "Error Detecting and Correcting Binary Codes for 
I960)al336mPUterS *" — -~-anS° °n Electr°nic Computers. (September,
4SECTION 2: SCHEME AND DESIGN OF THE PARALLEL ADDER
In a discussion such as this one in the area of detecting 
errors in digital computers, it is necessary to distinguish between 
two terms which are often confused - fault and error. In this paper, 
the word "fault" refers to any of the allowed malfunctions in the 
circuit. If a junction in some transistor is shorted, for instance, 
this is called a fault. An "error" on the other hand has to do with 
the value, either 0 or 1, assumed by signals in the circuit. If a 
particular signal is found to be at the 0 level when the set of input 
values indicates it should be 1, this is an error. Thus, a fault may 
cause an error or errors to appear by interfering with the proper 
electronic operation of the circuit. These two terms, fault and 
error, are used frequently in this presentation, and the distinction 
is important to keep in mind.
The purpose of this section is to describe in detail the 
circuitry employed in the simple adder alone. The additional cir­
cuitry required for the detection of errors is explained in Section 
4. Accordingly, we should first describe the design criteria and the 
assumptions that were made in choosing a design for the adder.
The two operand words are assumed to be contained in separate 
registers, each "g" bits long. Thus,
8 iOPERAND 1 = £ a 2
i=l i
and
S iOPERAND 2 = £ b.2 ,
i=l 1
5where each a. and b. may be either 0 or 1 . Since we are interested
in the effects of faults in the adder only, the operands are assumed 
to be error free.,
Basically parallel operation of the adder is required. From 
the design standpoint, it would have been much simpler, of course, to 
settle for serial addition. The size of the adder would have been 
much smaller than that of the one presented here. Considering the 
current state of the art, however, parallelism is a necessity in any
reasonable design. The advantage in speed is well worth the price 
of the additional circuitry.
Also in keeping with current engineering practices, we have 
chosen the HAND gate as the fundamental logical element. Also, 
faults in HAND gates are readily characterized and their effects pre­
dicted. This property is useful in the theory in Section 3 .
These are the requirements that we are asking the design to 
meet - parallel addition of error-free operands using NAND gates to 
perform the logic. In contrast, there are several parameters which
may be Ch°Sen by the ^signer. Among these are the length of the 
adder, g, and the maximum number of inputs which will be allowed to 
any single NAND gate. There are other choices to be made in designing 
the detecting circuit, but these are described fully in Section 4 in 
connection with the realization. In the meantime, we will leave the
adder parameters unspecified and discuss the circuit in more general 
terms,
The requirement of parallelism can be translated into the 
equivalent question, how can we generate the ith bit in the sum
6directly as a Boolean function of all the preceding operand bits?
We must build the functions representing separate sum bits using 
separate circuitry, without directly using the signal for one bit in 
generating the following bits. At first thought, it seems we would 
need tremendous repetition of circuitry to accomplish parallel 
addition, but schemes of reasonable size can, of course, be found.
The scheme to be presented here is the following! we will attempt 
to generate not the sum bits, but the carry bits directly from the 
operands. This is done in a combinational circuit called the 
carry-generating circuit. Then, once the carries are available, 
each one, along with the two corresponding operand bits, is fed into 
a basic adding unit (BAU). Each of the separate BAU's is itself a 
3-input, 1-output combinational circuit which constructs a single 
sum bit from the three input signals. Essentially, each BAU 
generates the "sum modulo 2" of its three input signals. Figure 1 
shows in block diagram form the general scheme we have selected for 
the adder. For simplicity, the application of 1 bit from each 
operand to each BAU is indicated by a single arrow.
Let us first turn our attention to the carry-generating 
circuit. There are, of course, many possible designs which meet the 
requirement of parallelism. The scheme that will be used here is one 
outlined by Weinberger and Smith.'*’ The structure of this circuit is 
very regular and can be analyzed readily with useful results.
reinberger, op. cit. , 68.
+— g bits— *» +— g bits— ►
g bits
Block Diagram
FR-1184
Figure 1.
of the Parallel Adder.
If represents the carry out of the first stage of the 
addition, then
C1 ■ al bl + Co(al + bl>>
where a^ b^ is the Boolean AND of a^ and b^, and n+M indicates the
Boolean OR operation. Here, a^ and are the least significant bits
in each operand, while Cq represents the carry into the first stage.
In fact, this equation can be generalized immediately to give a
recursive formula for the carries:
C . = a . b . + C .  ,(a . + b .), i=l,2,...,g.1 i i  i-lv i iy*
To simplify the notation, define two auxiliary functions for 
each stage.
R . = a . + b ., l l i *
D. = a. b..l i i
Let
8Then the recursive definition of carries becomes
C . 1 = D. + R. C . . , 1 l i-l* 1-1,2, ,g-
Let us write out the first few of these equations to get a better 
idea of the form involved.
C1 = R 1 co + D i
C2 “ R2 Ri co + R2 D 1 + D2 y
C3 R3 R2 Ri co + R3 R2 D 1 + R3 D2 + V
°4 = R4 R3 R2 Ri c +o R4 R3 R2 Dl + R4 R3 D2 + R4
and so on.
Notice the pattern. In each column, the new term is formed 
from the preceding term in the same column by introducing the new 
R-function. For each carry, a new column is formed by appending the 
new D-function. We will see in Section 3 that this property affords 
a simple way of analyzing the propagation of errors within the carry 
c ircuit.
We use separate, well-defined blocks of logic, called R- and 
D- blocks, to generate the R- and D-functions. Typical blocks are 
shown in Figure 2. It is not assumed that the complement of each 
operand bit is available. Rather, these are generated within the 
carry circuit itself.
Having constructed the D- and R-functions, we now need to 
see how they are employed in building the carry functions. Since the 
NAND is the basic logical element, this can best be done by rewriting 
the carry equations in NAND form.
9Dj = Qj b,*
FR-1185
Figure 2.
Typical R-Block and D-Block.
C
C
C
1
2
3
Ri c • Di1 o 1
R2 R1 Co * R2 ° 1 ‘ °2
R3 R2 R1 C o  ‘ R3 R2 D1 R3 D2
and so on.
It is now clear that the same pattern evident in the equations 
carries over into the electronics. Each new stage requires an addi­
tional NAND gate for generating intermediate terms. Each carry bit 
is the output of a single gate having all the intermediate terms as 
inputs. This part of the circuit is illustrated in Figure 3.
Theoretically, the procedure indicated in Figure 3 could be 
continued all the way to the last stage in the adder. If this were 
done, the carry circuit would consist of the 5g NAND gates used to 
form R- and D-functions, the 1 + 2  + 3 +  ... + g =  ^  gates to
form intermediate terms, and the g. gates used to combine terms to 
form the carry functions. The total is NAND gates. This
/
10
First stage
Second stage
Third stage
F R -1186
F igure 3.
Illustrating the Generation of Carries 
from R- and D-Functions.
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circuit along with the bank of basic adding units (BAU's) that will 
be described shortly, is called the simplified version of the adder.
The main objections to this version are rather obvious.
First, there is the fan-out problem. Figure 3 shows, for example, 
that the output gate from must feed exactly one gate in each of 
the remaining g - i stages. For less significant D-blocks, this 
figure is quite large. And the situation is even worse for the 
R-blocks. Rx feeds g NAND gates, R2 feeds 2(g-l) NAND gates, and so 
on. In general, R must be able to feed i(g - i + 1) NAND gates.
Again, this number can be prohibitively large.
In addition, the maximum number of inputs to any gate grows 
linearly with the number of stages in the adder. The maximum within 
a given stage ranges all the way from 2 for the first stage to 
(g + 1) for the last stage. With any practical value of g, this 
maximum becomes intolerable. For example, for a 40 bit adder, there 
would be two NAND gates with 41 inputs.
To circumvent this last difficulty (and help circumvent the 
first), it is suggested that we generate additional auxiliary func­
tions. These functions, called X- and Y-functions by Weinberger and 
2Smith, are built using R- and D-functions and then in turn are used in 
building the intermediate terms. In this way, we avoid using all the 
R- and D-functions over and over again and reduce the NAND gate inputs 
from several R- or D-functions to the single corresponding X- or 
Y-function.
2Ibid..
12
Let the maximum allowable number of inputs to any given NAND
gate be denoted by I. A study of Figure 3 shows that we could get as 
s tfar as the (I-1) stages before reaching this limit. If we then 
write
CI-1 DI-1 + RI-1 DI-2 + RI-1 RI-2 DI-2 + + RI-1 RI-2 R, C 1 o
we can write
CI = DI + Rx CI-1
This is essentially placing the remainder of the adder in 
series with the first 1-1 stages. But now we are back to the same 
position as in the first stage, where we began with a maximum of two 
inputs per gate. We now can repeat the structure used to generate 
through C^  ^to get C^ . through C2(i l) * ^  P°int> we build
the first pair of X- and Y-functions.
Let
X2I-1 = D2I-1 + R2I-1 °2I-2 + R2I-1 R2I-2 °2I-3
and
Then,
+ ... + R2i _i R2i-2 •** RI+1 DI
Y2I-1 R2I-1 R2I-2 •** RI+1 RI *
C2I-1 X2I- 1 + Y2I-1 CI-1
C2I " °2I + R2I C2I-1
°2I + R2I X2I-1 + R2I Y2I-1 CI-1
and so on.
13
We continue this procedure until we again reach the limit of 
NAND gate inputs, generate new X- and Y-functions, and procede. In 
this way, it is possible to stay below the input limit and still not 
increase the number of logical levels in the carry circuit. A little 
study, however, shows that the number of stages between generation of 
X-Y pairs decreases with each successive pair. Thus, we will still 
run out of inputs at the stages numbered 1 -1 , 2 1-2, 31-3, 41-5, 51-8, 
61-12, 71-17, and so on. Each time, we must generate another X-Y 
pair, and each time the maximum number of inputs in the stage imme­
diately following the new X- and Y-functions increases by 1. That is
C2I-1 “ X2I-1 + Y2I-1 CI-1 *
C3I-2 = X3I-2 + Y3I-2 X2I-1 + Y3I-2 Y2I-1 CI-1’
C4I-4 = X4l-4 + Y4I-4 X3I-2 + Y4I-4 Y3I-2 X2I-1 + Y4I-4 Y3I-2 Y2I-1 CI-1
and so on. We are forced to stop after (1-1) X-Y pairs, at which 
point the next stage will have a gate with exactly I inputs. The 
total attainable length is therefore a function of I. If a suitable 
length is not possible under a given restriction on I, there is always 
the recourse of building another level of auxiliary function pairs.
3Weinberger and Smith indicated this possibility in their paper, but 
we will assume here that I is large enough to allow a reasonable adder 
length. Thus with the addition of X- and Y-functions, we have a 
more practical version of the carry-generating circuit.
3Ibid.
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Oj bj Ci-1 Si fl Ï2 fs f 4
0 0 0 0 1 1 1 1
0 0 1 1 d d d 0
0 1 0 1 d d 0 d
0 1 1 0 1 1 1 1
1 0 0 1 d 0 d d
1 0 1 0 1 1 1 1
1 1 0 0 1 1 1 1
1 1 1 1 0 d d d
FR-1187
Figure 4 .
Truth Table Describing the Design of a BAU.
Last to be described is the design of the basic adding units. 
Their function is to form the sum modulo 2 of the three inputs, a.,
V  and Ci-1’ 1= 1 >2>'".8- This is seen in the truth table of Figure 
4, where the sum bit S. is listed as a function of three variables.
We suppose S± to be the output of a single, final NAND gate 
having k inputs. We see that each of the inputs must be 1 wherever 
si 1S °' and that at least one of the inputs must be 0 wherever Si
is 1 . Since S. has four l's, it is convenient to generate just four 
inputs to the final gate, f2 , f3 and exactly one of which has 
a zero for each 1 in Figure 4 illustrates the necessary condi­
tions in each function, "d" representing a "don't care" condition.
One comparatively simple realization for the BAU is shown 
m  Figure 5. This is the design which will be used in the adder. 
Eight NAND gates are arranged in three logical levels, with a total
of 22 inputs to HAND'S. Exactly g of these units are needed, where 
g is the length of the adder.
FR-1188
F igure 5 o
A Realization of a BAU,
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We have now arrived at the complete picture of the adder: a
parallel carry circuit employing auxiliary functions and feeding a 
bank of basic adding units. Each design has been presented and des­
cribed in detail„ The system has several advantages and disadvantages 
which should be pointed out.
The separate generation of carries provides the demanded 
parallel operationc Generating the auxiliary X- and Y-functions 
slows down the system somewhat, adding 2 more levels of logic to the 
carry circuit. There are still only 9 levels of logic, at most, 
between the operands and the sum register. The carries are generated 
in two parallel blocks: after at most four units of time delay, the
first 1-1 carries will all be in equilibrium. At most two delay times 
later, all the remaining carries will be ready. Such a system reaches 
equilibrium quickly and in an essentially parallel fashion. The 
repetitious nature of the separate components, especially the D- and 
R-blocks and the BAU's, makes the circuit amenable to modular con­
struction or integrated circuitry.
In addition, the circuit has some nice theoretical properties. 
The simplified version especially can be readily described in terms 
of sets of gates, as we will see in the up-coming section. Again, 
the separate generation of carries, resulting in the absence of inter­
connections between BAU s, provides a theoretical property which will 
be useful in our discussion of error propagation. Any error origina­
ting in a BAU is effectively isolated from the rest of the circuit,
17
On the negative side, there still remains the problem of 
fan-out. In the simplified version of the adder, signals from D- 
and R-blocks had to feed gates in every succeeding stage. The R- 
signals especially had to have a large fan-out. When we interposed 
the X- and Y-blocks, we broke up the circuit so that the fan-out 
problem was not so severe. The problem still exists, however, par­
ticularly for the less significant X- and Y-functions. Let it 
suffice merely to point out that this problem exists. We will not 
attempt to solve it here. Rather, let us proceed to the theoretical 
discussion of the appearance and propagation of errors, and their
effect on the sum.
18
SECTION 3: THEORETICAL INVESTIGATION OF ERROR-PRODUCING FAULTS
Having described in detail the logical circuits to be used in 
the arithmetic unit, we are now in a position to investigate the 
nature of the error in the sum produced by a fault in the circuit.
We will use the simplified version of the circuit, as described in 
Section 2, since this version lends itself more readily to analysis. 
The results will be proved for this simplified circuit. Then, we will 
show that the modifications required by practicality do not affect 
the c one lus ions .
The electronic components used in the realization of the 
logical circuitry are resistors, possibly capacitors, and transistors, 
one transistor for each input to a NAND gate. The probability of 
failure is assumed to be much higher for the active components, the 
transistors, than for the passive ones, the resistors and capacitors. 
Accordingly, passive components are assumed fault-free for all prac­
tical purposes. On the other hand, two types of faults in transistors 
are reasonably admitted, open junction and shorted junction. The 
single fault assumption is made in this investigation — only one tran­
sistor at a time in the entire arithmetic unit may be faulty. It is 
also assumed that this single fault is fixed both in type and in loca­
tion throughout the process of generating a sum.
The two types of faults permitted in transistors may affect 
the external circuit by causing an error in the output of the NAND 
gate containing the faulty transistor. These effects, along with a
19
diagram of a simple NAND gate, are listed in Figure 6. In this 
paper, ground potential is logical 1 .
Of course, the fact that a fault is present does not imply 
that the NAND gate output is in error. For example, if the collector- 
base junction of a transistor is shorted, the output of that particular 
gate would be forced to 1. If the implied value of the output is 1 
anyway, then no error exists. It is only when the output differs 
from its implied value, dictated by the input configuration, that an 
error develops. In general, a single faulty transistor can produce 
an error in the NAND gate output only if all other inputs to that 
gate are 1 , but this is not at all a sufficient condition for an 
error to appear. Furthermore, if some of the inputs to a fault-free 
NAND gate are in error, then the output of that gate is also in error 
if and only if all the erroneous inputs are equal and all the correct 
inputs are 1. For, clearly, if one of the correct inputs is 0, the 
output is automatically 1, and is correct. Also, even though all 
correct inputs are 1 , if some inputs are 1 instead of 0, while others 
are 0 instead of 1 , then the output is still 1 and is still correct, 
in spite of the erroneous inputs. All incorrect inputs must agree if 
they are to affect the output of the gate.
With these assumptions and remarks clearly in mind, let us 
first briefly review the structure of the simplified version of the 
arithmetic unit. The circuit consists of two basic parts — a carry­
generating circuit and a bank of basic adding units. The latter is 
identical to that used in the more practical circuit and performs the
TYPE OF FAULT NAND GATE OUTPUT
Base-collector open Governed by other transistors
Base- emitter open Governed by other transistors
Base-emitter shorted Governed by other transistors
Base -  col lector shorted Grounded -  stuck on 1
Collector-emitter shorted Grounded -  stuck on 1
FR -1190
FR-1190
Figure 6.
A Simple NAND Gate with the Possible 
External Effects of a Faulty Transistor.
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function of generating the sum digits from the two addend digits and 
the incoming carry. It is in the carry circuit that the two versions 
differ. In the simplified version, there are blocks of gates in each 
stage which generate the R- and D-functions„
The equations describing these blocks and their realizations 
were given in the preceding section. The equations describing the 
generation of the carries were also given previously. A simple, 
systematic logical diagram, illustrating the construction of the 
first few stages in the adder, was shown in Figure 3.
Now to proceed with the analysis of the effect of a single 
fixed fault in the adder upon the sum. The final result will be that 
the sum has at most a distance 1 error, i.e., differs from its correct 
or implied value by at most + 21.
We will use the following definition of the distance between 
two numbers: and S2 are distance d apart if
I-, t i
Is ! - S2I = ± 2 ± 2 ± ± 2 ,
i .
where each i_. is some non-negative integer.
This definition of distance is convenient in the discussion 
of the propagation of carry errors. For example, according to the 
definition, the number 1 0 1 1 1 0 0  is distance 1 from the number 
1 1 0 0 0 0 0  even though they differ in 4 bits. Such an error cor­
responds to the failure of a carry out of the second stage to 
propagate.
Partition the adder into two parts, the carry-generating 
circuit and the bank of basic adding units. There are no
22
interconnections between different BAU's - they are entirely separate 
logical blocks. Therefore, if the fault is located in one of then,, 
any resulting errors could affect only that particular sum digit.
The single fault assumption then implies that no more than a single
digit in the sum can ever be affected. Hence, at most a distance 
one error results.
Even if the fault is located in the carry-generating circuit, 
there are still cases in which at most only one sum digit could pos­
sibly be affected, corresponding to faults in HAND gates whose outputs 
feed only one carry digit. In fact, only signals emanating from D- 
and R-blocks propagate to more than one stage. For all gates outside 
these blocks, their outputs feed only one sum digit, and hence can 
produce at most a distance one error. It is only D- and R-signals 
which we need to consider. A fault in any D- or R-block would be 
manifested as an error in one of these signals.
To describe the propagation and total effect of such an 
error, we notice from the sets of equations given in Section 2 that 
the D- and R-signals feed clearly defined sets of gates in the carry
circuit, one set for each pair of signals Dj[ and R., i=l,2,-*-,g,
where g is the number of bits in the sum. The ith such set has its
first" member in the ith stage and exactly one member in each
succeeding stage. We can define these sets in more detail as follows:
^1 consist of the gates used to form the intermediate terms R c 
________ __________ ___________________ 1 o *
R2 R1 Co ’ R3R2R1Co ,°” ’ RgRg-l° ‘ *R2R1Co ; S2 consist of the gates
used to form the terms R n , R R d p r ~d ~ T T . o
2 1 3 2 1* * g g~r°°R2Dl; S3 consist
23
of the gates used to form the terms R D , R.R_D0,..., R R ... R d •3 2  4 3 2  g g- 1 3 2
and so on. These definitions are further illustrated in Figure 7 .
We notice an interesting and useful property of these sets. 
Within a given set the inputs to any gate are the same as those
of the preceding gate in S with one new R-function introduced. If I
ij
represents the set of inputs to the member of S . which is located 
thin the j stage of the adder, j > i, then
Ii(j+l) Iij U fR(j+l)3 ’
and
I. c  I-^ for i < n < j < g. in i j — J — 6
Now postulate a fault in the i R-block. If conditions are
such that this fault does not affect the corresponding function R.,
then obviously no error results in the sum. If R is incorrecti ’
however, it may affect C^, the i ^  carry digit, by producing an
t* Vierror in the outputs of gates in the i stage which are contained 
in the sets S^, S^, ..., or S^. For example, in Figure 7 an error 
in R^ could affect only by causing an error in at least one of the 
terms R ^ R ^  (in S^, R ^ R ^  (in , or R ^  (in S3) . As des­
cribed previously in this chapter, if all the unaffected inter­
mediate terms in C are 1, then the error from R. will affect Ci i
An error in R^ can propagate to succeeding stages only by
propagating along at least one set of gates. The condition for
propagation of an error in R. along a set of gates S , i < i is
1 j J - *
obviously that all Rfc - 1, t - i + 1, i + 2 , ... , for as long as
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Figure 7.
The Partition of the Carry Circuit into Sets of Gates.
2.5
the propagation continues. These errors "get through" to the carry 
ct only if all = 0, for if any D-function is 1, the cor­
responding carry is automatically 1 as well, as can be seen from the 
previous equations. These two conditions, = a^ + = 1 and =
aj- = are equivalent to the well-known result that carry error 
propagates only as far as a^ ^ b , t > i.
Thusj if the error in R. produces an error in C., the errori- i
propagates through following carries until some R„ = 0 or D = 1k k 9
^ '> i-s is leached. At this point, propagation ceases and can never 
resume at some higher stage. This last conclusion merits more careful 
s tudy.
Suppose an error in R^ produces an error in some carry digit
C , m > i. A study of Figure 7 shows that R = 1 for this to 
111 m
happen. Hence, every gate in the m stage, n < i, whose output
is affected has a counterpart in the (m-1) stage whose
output must be affected in exactly the same way. Also, the counter-
4-1-
part of any unaffected gate in the m 1 stage cannot itself have an
error either. Furthermore,  ^= 0, or else the output of gate
^mm could n°b be i as required. But these are just the conditions
for Cm-1 to be affected by the error in R.. Thus, of C is affected,i m
so is Cm_^. This forbids carry-errors to appear intermittently. 
Rather, the carry error must consist of an uninterrupted string of 
incorrect carries. Furthermore, we can see from the equations in 
Section 2 describing the simplified carry circuit that the term Ri
a.ppears in the expressions for all these carries in the same way. For
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example, if the term RinRm_ ^ . .R^. . .R^Cq appears in the expression
for C , there is a corresponding term R R ,.,.R.,,,R C in the 
111 m-1 m-Z l 1 o
expression for Cm_^. Since R^ is in a sense responsible for all the 
carry errors, all the incorrect carries must be equal,
X.1
If the postulated fault occurs in the i D-block instead,
the conditions of propagation and resulting carry error pattern are
exactly the same, except that the error string may begin with either
Ci °r Ci+1 ’ dePendin8 on which gate in the block is faulty, D. is
used in C , while D. itself is first used to develop Ci i  r i+1
As for the error in the sum, if only one carry is affected by
the fault, then only one sum digit can possibly be affected. Again,
the sum is no more than distance 1 from its true value. If a
string of carries is affected, all similarly, from CL through
the conditions for propagation require that a =1= b for all m = i+1m ' m *
i+2,...,k-l, and that a^ = b^ ., A glance at the truth table in Figure 
4 shows that S i+1 = S .+2 = ... = Sk-]_ f Sk , and that all other sum 
digits must be correct. The two possible incorrect sum patterns are 
shown in Figure 8. The symbol " indicates that the digit is 
correct.
Both of these errors are distance 1. Even if the error 
propagates through the last stage in the adder, the correct result 
may be reached by adding + 21 to the actual result modulo 2g .
This discussion establishes the desired result for the sim- 
plified version of the adder. As stated in Section 2, however, the 
circuit can be made more practical by generating more auxiliary
Correct  sum 
A ctu a l  sum
• • •
• • •
S K S k - i  * * * S i+2
1 0 • • 0
0 1 • • 1
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s i+ i s i * * * s i
0 - • • • —
1 - • • • -
s  • • • s  s° g  ° K  +  1 ° K S « - i  * • • s i+2 S i+ 1 S i  • •
C o rre c t  sum
01•••i 1 • • 1 1 -  • •
Actual sum -  . . .  — i 0 • • 0 o  -  .  .
, FR-1191Figure 8.
Possible Error Patterns in the Sum.
functions in the carry circuit, thereby reducing the number of NAND 
gates and the maximum number of inputs to any one gate. This revi­
sion in the circuit was described in detail previously. Here, we
will just repeat the cogent equations for ease of reference,
/
C. = D. + R.C. .i l l  l-l
Xn = D + R D . + n n n- 1 +  R  R  n n- 1
Yn R R , n n -1 Rn-k
R 1 ,n-k+1 n-k
A new pair of functions X , Yn is generated at each stage 
where the number of terms in the carry-digit expression becomes pro­
hibitively large, as in Section 2.
With this modification in the design, we need to show that 
the sum produced by the new adder still has at most a distance 1 
®^-'^-'or under the single fixed fault assumption. For the new circuit, 
propagating faults may lie either in R- and D-blocks or in X- and 
Y-blocks, We will show that errors arising from faults within R- and 
D-blocks propagate right through the X- and Y-blocks under exactly
28
the same conditions as errors propagated with no X- and Y-blocks 
at all. We will also show that errors arising from faults in the 
new X- and Y-blocks propagate exactly like errors from R- and 
D-blocks.
First, include only the least significant pair of X- and
Y-blocks into the simplified version of the carry circuit, which has
already been analyzed. Typically, these blocks will be added in 
ththe I stage, where I is the maximum permissible number of inputs 
to a NAND gate. Then
and
XT Di + RIDI-1 + •'* + RIRI-1 '** R3R2D1 *
Yj. -  ^ s
'1 - 1 DI-1 + RI-lDI-2 + *** + RI-lRI-2 *** R2R1Co *
DI + V l - l  " XI + YICo ’
'1+1 DI+1 + RI+1CI = RI+1XI + RI+lYICo + DI+1 ’
'1+2 °I+2 + RI+2CI+1 RI+2RI+1XI + RI+2RI+1YICo + RI+2°I+1 + DI+2 *
and so on.
Notice the similarity between these equations and those des­
cribing the simplified circuit.
Now suppose an error from one of the (1-1) preceding stages 
thpropagates down to the I stage. Then the equation for C^ . indi­
cates that the condition for continued propagation is R^ . = D = 1 , 
since the single fault assumption forces R^ and Dj to be correct.
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The error in C^ . duplicates the error in The same conclusions
hold for propagation from C to Cj+ ,^ and so on.
One can also see from the above equations that the signals 
X a n d  Y^ . feed sets of gates in exactly the same manner as the R- 
and D-signals. Thus, the condition of propagation of errors 
arising directly in the X- or Y-block, as well as the resulting 
error pattern,are also exactly the same as before.
Hence, from the point of view of error generation and propa­
gation, the first I stages with the X - and Y^-blocks included 
"look exactly like" the first I stages in the simplified version. 
Therefore, this same analysis holds for any more significant pairs 
of X- and Y-blocks we choose to add. The result is that, even for 
the more complicated but more feasible version of the carry circuit, 
the sum differs from its true value by at most 2 1 in absolute 
value, for some g > i > 0 .
It must be stressed that this distance 1 result is brought 
about essentially by the separate generation of carries and the 
absence of interconnections between basic adding units. The output 
of any given NAND gate experiences one of two fates; either it is 
funnelled into one BAU and thereby isolated from the rest of the 
circuit, or it propagates to more than one stage through the very 
regular and orderly structure of the carry circuit. In both cases, 
only a single run of identical errors can occur.
Thus far, we have described the error in a single isolated 
addition. In Section 4, in designing the error-detecting circuit,
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we will need to perforin more than one addition with this same cir­
cuit during every add-check process. Accordingly, we would like to 
know if there is any relation between the several distance 1 errors 
which may appear. We will invoke the same assumptions as were des­
cribed in the beginning of this section, namely, a single fixed 
fault. The fault, if present, must always appear in the same spot 
and must be of a constant type.
Under this assumption, we can first show that the output 
signal of the NAND gate which actually contains the fault may have 
an error only of a fixed sign, the same for each separate addition, 
independent of the values of the bits in the addends. This is done 
by means of the following theorem.
Theorem 3.1: If gate G, having n inputs a^, . .. , an , has a fault
of either permissible type, then the output signal of that gate, u, 
is either correct or has an error of a fixed sign, determined by 
the fault, for every input configuration.
Proof: A simple diagram of a NAND gate is shown in Figure 9.
Suppose some transistor T., 1 < j < n, has a shorted col­
lector. Then the voltage u is "stuck" to ground, i.e., to 1, 
regardless of the input signals a^, .., , a^. Then u is either 
correct or is 1 where its implied value is 0, regardless of the par­
ticular values of a,, ... , a . The same conclusion is true for1 n
any fault which causes the output to be "stuck on one."
Suppose some transistor T^ has an open junction, or has a 
base-emitter short. Then we write
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Figure 9.
A Simple NAND Gate.
u = a. ... a .... a = a . + a, ... a , 1 J n j ■ 1 n
and construct the following truth table, in which u is the implied 
output and u' is the actual output.
a. ... a. a ., - «». a 1 j- 1 j+1 n a . J u u
0 0 1 1
0 1 1 1
1 0 1 0
1 1 1 0 0
fact that transistor T. has one of the aboveJ
affect the output of the gate only in a fixed sense, changing it to 
0 when it should be 1 , independent of the inputs to the gate.
By means of Theorem 3.1, we have now established that a
fixed fault can cause the output of the gate in which it is located 
to have an error only of a given sign. Our next step is to describe 
the sign of any error produced in a signal which is fed by the
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faulty gate. The single fault assumption requires that any gate 
having an erroneous input configuration must itself be fault-free, 
although it may propagate the error.
Concerning the propagation of an error through several 
levels of logic, we can make the following definition.
Definition 3.1: If u and v are two signals in the arithmetic unit 
such that there is at least one path from u to v, then v is said to 
be n levels from u if n is the minimum number of NAND gates traver­
sed by any path from u to v.
Clearly, n > 0 (n = 0 is equivalent to saying that u = v) 
and is well defined for any two signals u and v, where v is fed by 
u, even though there may be several paths of various lengths from 
u to v. It is useful, however, to restrict our attention to the 
carry circuit, where we can make the following observation. By 
inspection of the circuit, we see that, if u and v are both outputs 
of gates in the carry circuit, the parity of all paths from u to v 
is the same. That is, all paths from u to v cross either an odd 
or an even number of NAND gates. Thus in the carry circuit it 
makes sense to talk about the parity of the number of levels from 
u to v parity is well defined.
With Definition 3.1 well established and this last observa­
tion well in mind, we can now describe and prove the nature of the 
functional relationship between a signal u and another signal uk
which is k levels from u. Both u and u are assumed to be in the
carry circuit.
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Theorem 3.2: If is a signal k levels from u, where both u^ and
(k) (k)u are outputs of gates in the carry circuit, then u ^ = u * f v + g v/ 
if k is even and u^ = u-f^) + g^) if k is odd, where f^) and g^) 
are some Boolean functions which do not depend on u.
Proof: Equivalently we need to prove that
U2n+1
u
2n
u* f(2n+l)
u .f(2n) + g(2n)
+ g ^ n+"*’^ for all n > 0,
where u = u. This can be done by induction on n. o
1) For n = 0, u_ = u = u = u • 1 + 0. Furthermore, if u, 2n o * 1
is any signal 1 level from u, we know that
u. =u*(a 1 ... a ) = u * l + a 1 ... a for all m > 1 , 1 1 m 1 m — *
where a ±>a 2 ,..., a ^ are the other inputs to the one NAND gate 
between u and u^. If there are no other inputs to the u^ gate, then
u ^ = u = u * l + 0.
2) Assume the theorem is true for n = j > 0, and consider 
any signal u2Q+i)> 2(j+l) levels from u. Then,
U2(j+1) = U (2j+1)+1 = u2j+l'al *** am ’
where a^, ... , a^ are again the other inputs to the u2(j+i) gate.
By the inductive assumption,
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U2(j+l) = u2j+l + al ••• am = u 'f(2j+1> + S(2J+1) + al ••• am
(2j+l) ^ .(2j+l) (2j+l)- --------= u • g ' J + fv J y-gv J ' + a. ... a
1 m
= u.f2<j+1> + g2<j+1)
as required.
If more than one input to the U2(j+i) gate is fed by u,
i.e., if some of the a^'s are also the prescribed functions of u,
then obviously they all may be lumped together and the form of the
final expression remains the same.
By the exact same procedure, we can show that any signal
u2(j+i)+i which is 2(j+l)+1 levels from u may be written
U = - f2(j+l)+l 2(j+l)+l
2(j+l)+l u 1 + g
Theorem 3.2 is a direct consequence of the complementing 
nature of the NAND operation. After an even number of complementa­
tions, the resulting signal is a function of u directly; after an 
odd number, it is a function of u. The central conclusion to be 
drawn from the theorem is that any error in u, if it affects u, , islx
duplicated if k is even, complemented if k is odd. The theorem
applies for any two signals for which the parity is well-defined.
For example, we could have restricted u and v to be outputs of
gates in a BAU, and the result would have been the same.
The only occasion for which parity is not clearly defined is
if v is taken to be one of the signals f^ or in the BAU (see
Figure 5) and u is a signal in the carry circuit which feeds C.l-l
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Based on Theorems 3.1 and 3.2 and these remarks on general­
izing the conditions under which Theorem 3.2 applies, we have the 
following two corollaries.
Corollary 3.2.1: If the single fault is fixed within some BAU, then
any errors which appear in the sums during a series of separate 
additions all have the same sign.
Corollary 3.2.2: If the single fault is fixed within the carry cir­
cuit, then any carry errors which appear during a series of separate 
additions all have the same sign.
It must be pointed out that the sign of the distance 1 error 
in the sum produced by a given fault in the carry circuit may depend 
on the particular values of the operands at the time. For example, 
suppose the gate producing C^ contains a fault of, say, the stuck- 
on- 1 type. Clearly, the only sum bit that this gate feeds is S^+ ,^ 
so that any resulting error in the sum can be no more than 2 1 in 
absolute value. If the implied value of C^ is 0, then this fault
simply changes the parity of the number of l's applied to the 
s t(i+1) BAU. Hence, if a^+  ^4 b ^ i s  changed from 1 to 0. 
Conversely, if a^+  ^= b^+ ,^ is changed from 0 to 1. These
represent numerical errors of -21 and +21 respectively.
This, then, completes the results of this section. We have 
seen that any single fixed fault can produce at most a distance 1 
error in the sum. For a given fault, the point in the sum at which 
the error would appear is uniquely determined, being the least 
significant stage which is fed by the faulty gate. The sign of the
16
error may depend on the values of the operands. We will take advan­
tage of these facts in Section 4 in designing a circuit to detect
these errors.
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SECTION 4: THE REALIZATION
The subject of coding has come under considerable study 
recently. The theory that has developed has application to our prob­
lem of designing an error detecting adder.
In general, codes of the type useful to us may be thought 
of as one-to-one mappings from a set of symbols to another set, the 
set of acceptable code symbols. For the purpose of checking 
arithmetic operations, a particularly useful code is one whose set 
of code symbols is closed under the operation in question. The 
checking algorithm then goes something like this: transform the
operands into their respective coded representations, perform the 
operation, and check to see if the result is also an acceptable 
code word. Hopefully, with the right code and under sufficiently 
restrictive but still realistic fault assumptions, any permissible 
error would place the result outside the set of code symbols, and 
would be discovered during the check. Figure 10 shows a simple 
diagram of the process.
To check binary addition, we have chosen to use An + B codes, 
with B = 0. That is, any binary number is transformed into its 
coded equivalent simply by multiplying by the positive integer, A. 
Such codes are arithmetical in nature, and we can see that they 
are closed under addition:
An^ + An2 = A(n1 + n2>.
Operands
Coded
Error or 
not ?
FR - 1192
Figure 1 0.
Error Detection by the Method of Coding.
We are not concerned with the transformation of numbers into 
their coded equivalents, which requires multiplication by the con­
stant, A. Instead, we assume that the conversion has already been 
accomplished, and accomplished correctly. Thus, all operands we 
deal with are assumed in the form An, where we are free to choose A. 
Furthermore, we are concerned with binary codes. All the quantities 
involved, the initial operands, the coded operands, and the result 
of the operation, are in binary form.
Applying Figure 10 to the present problem, the encoder 
becomes a multiplier, with two operands as inputs and two coded 
operands as outputs. The operating circuit is the adder designed in 
Section 2 and analyzed in Section 3. The check circuit becomes a 
division circuit. We check the result of the addition to see if it 
is divisible by A. If so, we will have shown that no error is 
present, under proper choice of A. If not, then we will have detec­
ted the presence of fault somewhere in the adder.
The procedure to check for errors using an An code is 
essentially a calculation of the residue of the sum in question
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modulo A. If the code has a sufficiently large minimum distance 
between acceptable code words, then such a computation will always 
reveal the error. In the case of our adder, we have shown that 
single fixed faults, as postulated in Section 3, can cause no more 
than a distance 1 error in the sum. That is,
S = An + 21 ,
where An is the correct sum, having residue zero modulo A, and 21 
is the error, i simply representing the stage at which the error 
appears. Thus, if A is any odd integer greater than one, the 
error 21 cannot possibly have residue zero. Any such distance 1 
error, therefore, will result in the calculation of a non-zero 
residue of the sum, S.
This conclusion essentially agrees with the results pub­
lished by Brown in 1960. In order to detect the distance 1 error, 
a distance 2 code is needed. Brown's Theorem 1 states, "If A is 
odd, 4 + 1 , then d(i,j) > 2 for all i, j," where d(i,j) represents 
the distance between the binary numbers i and j.^
We choose A to be of the form 2 -1, where x is a positive 
integer greater than one, to be fixed during the design process. 
There is an interesting and useful property of binary numbers modulo 
(2 -1). The equivalent residues, or weights, of successive bits are 
periodic with period x.
Brown, ££. cit.
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For example, let x = 3, so that A = 2 -1 = 7. Then if S is 
a binary number,
g
S = S a 2 j _1 = a +a,r2+a,-22+a;:-23+a„-24+a,-25+.-..+a -28' 1 j-l J 1 2  3 4 5 6 g
we can determine the residue of S modulo 7 as follows:
S - a ±+ a 2 *^ +a2 *4+a^*8+a^•16+a^*32+,..
- (l)+a2 (2)+a^(4)+a^(l)+a^(2)+a^(4)+... mod 7.
The bits a^, a^, and a^ have weights +1, +2, and +4 respectively, 
as do any triplet a3j+1, a3 +^2> and a 3> Since 8 = l(mod 7), 
every third bit has the same weight modulo 7 .
These considerations suggest a simple procedure for calcula­
ting the residue of the number S modulo 7. We can treat each group 
of three bits in S as a binary number in its own right, and add all 
these numbers together, the addition being performed modulo 7. The 
result will be a three-bit number which is congruent to S modulo 7. 
Since an adder k bits long can be made to operate modulo (2k-l) by 
connecting the carry in an end-around fashion, modulo 7 addition 
results if an end-around carry is provided around each group of 
three bits.
This procedure can be illustrated with a simple example.
Take S = 4 2 6 ,  or 1 1 0 1 0 1 0 1 0  in binary. We add as follows:
0 1 0  
1 0  1 
1 1 0  
1 / 1 0  1 
+ 1
1 1 0 .
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The result is 6, the residue of 426 (mod 7).
These remarks, for the case x = 3 and A = 7, can be generalized 
immediately. If A = 2 -1, the residue of a binary number modulo A 
can be calculated by adding groups of bits nx in length, n any posi­
tive integer, using end-around carry. The resulting group, nx bits 
long itself, will be congruent to S (mod A). It is easy to design a 
simple combinational circuit to reduce this final group to its least 
positive residue (mod A), whereas such a circuit would have been 
preposterously large for the entire number, S, which presumably is 
much more than nx bits in length.
This, then, is the algorithm which will be used in the 
checking circuit: the computation of the least positive residue of
the sum S (mod 2 -1) through modular addition of groups of bits.
The circuit that will be used to perform these additions will be the 
very same adder that was used to compute S originally. We will 
see later that the presence of the fault cannot prevent the detec­
tion of an error in the sum under appropriate precautions.
We assume that the sum register was cleared to zero prior 
to the addition process. The sum will be formed as usual and the 
sum bits which are 1 will be set into the register during the ADD 
cycle. Immediately following is the CHECK cycle, during which the 
bits in the sum register are returned as inputs to the adder, which 
has been set into a different mode to perform modulo (2X-1) addition.
In block diagram form, the system is shown in Figure 11. A double 
arrow indicates the parallel flow of several signals, while a single 
arrow shows the application of a single signal.
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Figure 11.
Block Diagram of the Adder-Checker.
During the CHECK cycle, the bits in the sum register cannot 
be changed. This is essential, since they are being used as inputs 
to the adder. However, the immediate outputs from the adder are 
also used — they are returned to the adder as inputs. We will see 
that, with the adder in the checking mode, this does not cause 
instability in the circuit. Instead, the circuit reaches an equi­
librium state.
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Figure 11 in conjunction with the preceding discussion 
shows the overall plan for the adder-checker system. We will now 
take a detailed look at the design, to show precisely the switch in 
the mode of operation of the adder, the rerouting of inputs, and the 
scheme of the error-calculating circuit. Then we will take an 
example and design an indicative system.
For the sake of simplicity, let us choose to calculate the 
residue of the sum by adding groups of bits just x at a time. This 
corresponds to setting n = 1 in the previous discussion. Suppose 
also that there are exactly 8x bits in the entire sum. Thus, our 
task is to add 8 x-bit words modulo (2X-1) and two at a time, 
requiring a total of 7 such additions.
Imagine the adder partitioned into eight blocks, each x 
stages in length. Seven of these blocks will be needed to perform 
the seven required additions. Figure 12 shows the procedure in 
more detail. We see that, during the "first sequence" of the CHECK 
cycle, the eight groups of bits in the sum are added two at a time 
using the first four blocks in the adder. During a "second sequence," 
the results of the first four additions are in turn added together 
two at a time, using the next two blocks in the adder. Finally, 
the last two results are added together. This gives one x-bit 
number which, along with the last emerging carry, is congruent to 
the original sum modulo (2^-1). Incidentally, we can now see that 
the choice of 8x bits m  the sum is really immaterial to the checking 
process. For, any group of x bits in length has exactly the same
First
sequence
Second
sequence
Third
sequence
x bits ■+------ •>
SumN8 n 7 n 6 n 5 n 4 n 3 n 2 N i
Adder
Adder
Adder
Figure 12.
The Algorithm of Residue Calculation.
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"weight," as far as the residue calculation is concerned, as the 
partial sums formed during any of the checking sequences. Thus, 
for example, to accommodate anywhere from nine to sixteen groups 
in the sum we simply need to include a fourth sequence in the check. 
The choice of eight groups was made to insure that a power of two 
number of additions were being performed during any sequence. In 
fact, for any number of groups in the sum, the entire checking 
process requires the use of all but one block in the adder.
All of these additions must be performed modulo (2X-1), of 
course, which normally requires an end-around carry around x digits. 
We do not need to make any special arrangements to handle this 
carry, however. Any carry emerging from one of the intermediate 
additions must be added in with weight + 1 mod (2X-1). This is 
exactly what happens if we let the carry propagate on to the first 
stage in the following block since the addition modulo (2X-1) of 
the next group of x digits will be performed there. The two bits 
which are being added in that stage have weight just exactly + 1 . 
Thus, the correction to achieve addition modulo (2X-1) is taken 
care of automatically.
Our final result, then, is a group of x bits plus one final 
carry bit with weight + 1 emerging from the last stage in the third 
sequence. This result is congruent to the original sum modulo 
(2 -1). Now all that is needed is an (x+l)-input, one-output com­
binational circuit (assuming the number x is small enough) which 
determines whether or not the residue is zero.
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It must be emphasized that the three sequences of mod 
(2 -1) additions do not need to be clocked. To the contrary, the 
process should be allowed to run freely. All the gating that is 
needed during the CHECK cycle for the rerouting of outputs to inputs 
can be accomplished with a single gating pulse. The circuit 
reaches equilibrium at its own speed.
One essential question still remains. Can the fault in 
the adder cause an error in the checking procedure that might mask 
the presence of error in the sum? The answer is, possibly yes.
We know from Section 3 that the fault can produce only a distance 1 
error. Hence the equation
S = An + 21.
We also know that the error, + 21, can have any of x possible
x1- 2 x — 1weights: +1, +2, +4, ... , +2 , or +2 . In our previous example,
with x = 3, the possible weights were +1, +2, or +4. If the fault 
does not cause an error somewhere in the checking process, then 
obviously the correct residue will be calculated. If the fault does 
cause a second error, however, this error must appear in the same 
stage as the error in the sum, but may have the opposite sign. There 
is therefore the possibility that the two errors might cancel. To 
circumvent this difficulty, we arrange to have the inputs during the 
checking period all shifted by one stage from their corresponding 
positions during the regular addition. We have implicitly assumed 
that the single fault remains fixed throughout the entire add-check
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process. Thus, if error + 21 is present in the sum, a corresponding 
error of + 2^  ^may occur during the check. The total error is
E = ± 21 + 21 " 1 = 2L_1(+ 2 + 1 ) ,
where we are admitting all four sign combinations. If A = 2X-1, 
where x > 2, however, no error of this type is divisible by A.
Hence, although the checking procedure may not calculate the correct 
residue mod A of a given sum, errors in both addition and checking 
cannot cancel each other.
This modification does not require another stage in the 
adder. No matter how many blocks are contained in the sum, the 
check can always be performed using all but one block in the adder. 
If we let this block be the last one, it will be available to absorb 
the shift of one stage. It must also be pointed out that the shift 
of one stage does not alter the residue of the sum. For, clearly, 
if S is divisible by A, then so is 2S, i.e., so is the result after 
S is shifted one stage.
The discussion in this section so far has been on a semi­
general level. We have described the scheme for computing the 
residue of the sum modulo (2 -1), where the sum contains exactly 8x 
bits. An illustrative example will complete the description of the 
system. It is possible to write explicit Boolean equations defining 
the various interconnections. We can then also arrive at a design 
for the error-computing circuit.
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Let us suppose that we wish to build a 32-stage adder- 
checker, containing 8 blocks of 4 stages each. Again, the choice 
of a power of two number of blocks is not mandatory — it simply pro­
vides for maximum adder length per number of sequences in the checking 
cycle. Coincidentally, 33 is the maximum number of stages which this 
adder design allows us to achieve using a maximum of I = 7 inputs to 
any NAND gate and only two levels of auxiliary functions. If 
A = 2 -1, then the number of stages per block, in this case 4, must 
be a multiple of x. Hence, x must be 4, so that A is 15. Thus, we 
have chosen the 15n code, for which approximately 4 of the 32 bits, 
or about 12% of the total, are required to detect the error. This 
leaves roughly 28 bits of "useful" information.
Two gating functions are needed to distinguish between the 
ADD and CHECK cycles. These two functions and their relationship 
in time are shown in Figure 13.
Before we can write Boolean equations describing the system,
we must represent the various signals literally. Accordingly, let
th 32 i- 1a. be the i bit in operand 1: OPERAND 1 = S a.2 ,
1 . , li=l
th • 32b. be the i bit in operand 2 ; OPERAND 2 = E b.21- ,
1 i = i 1
tha[, b^ be the two input signals to the i stage of the adder, 
thS be the i bit contained in the sum register,
thS| be the output directly from the i stage of the adder,
and
A, K be the ADD and CHECK gates respectively.
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Add (A)
Check (K)
0
F R - 1 1 9 5
Figure 13.
The Gating Functions ADD (A) and CHECK (K).
Si
F R - 1 1 9 6
Figure 14.
The Setting of Flip-Flops During the ADD Cycle.
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First, the computed sum must be set into the bank of 32 
flip-flops during the ADD cycle. As stated previously, we have 
assumed that the sum register has been cleared to zero before the 
addition cycle. Under this condition, each flip-flop may be set as 
shown in Figure 14, using the signal A as a gating function.
S . = A-S!l l
The inputs to the adder should be the operand bits during 
the ADD cycle and the appropriate output or sum bits, as indicated 
in Figure 11, during the CHECK cycle. The following set of equations 
describes the switching involved.
= a^*A 
= bx*A
a . *A +l
b. -A +l
a . *A +l
b. -A +l
a . *A +l
b. -A +l
a . *A + i
b. -A +l
a . *A +l
b. -A +l
a . *A +l
b. -A +l
S i+ 11*K | 
S i+15*K i 
S i-16 *K )
Si-1 2‘Ki
Si - I 2 * K ]  
Si->’K )
i = 2, 
i = 6, 
i =1 0, 
i =14, 
i =18, 
i =22,
... , 5 
... , 9 
... , 13
... , IV
)
. . .  , 21 
... , 25
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a. -A + S! -K1 1-8
b. *A + S! . *Kl i-4
a . ’A
V *
i =26, , 29
i =30, 31, 32.
Figure 15 shows the slight modifications required in a 
typical stage to convert the simple adder into an adder-checker. 
Essentially, all that is necessary is the proper choice of inputs 
during each cycle.
All that remains to complete the design is the error-calcula­
ting circuit. The inputs are the four output bits S' , S' , S',2b 27 28
and along with the carry out of the tweiity-ninth stage,
An error has occurred, either in the sum or during the checking pro­
cedure, if and only if the binary number
R = (C29 + Sk >  + S27*2 + Sl8 ' 22 + S 29 23
is not divisible by fifteen. If E is the signal for error indication,
E = E26E27E28E29E29 + S26S27S28S29E29 + E26S27S28S29C29 *
E will be one if and only if an error has occurred. A straight­
forward realization of this function is shown in Figure 16.
This completes the design. Since there is no complicated
gating or switching during the CHECK cycle, the error computations 
should be performed very rapidly. In addition, we have avoided using 
a great deal of extra circuitry by employing the original adder to
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Si
S2
S5
FR -  1197
Figure 15.
Complete First and Second Stages in the 
Adder-Checker.
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Figure 16o
XJie Error-Calculating Circuit.
to perform the check. In fact, the error detecting requirement is 
satisfied with an increase of 217 transistors, or about 10% of the 
number in the adder itself. This increase is small enough to yield 
a great overall improvement in reliability and to justify the 
assumption that components external to the adder itself are
fault-free.
SECTION 5: CONCLUSIONS
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The purpose of this thesis, as stated in the introduction, 
was to investigate the applicability of An + B codes for detecting 
faults in an arithmetic unit. In Section 2, we described in detail 
the scheme of Weinberger and Smith for achieving parallel operation 
of the adder by means of separate generation of carries. The resul­
ting circuit was of a form convenient for theoretical analysis. The 
design of the basic adding units is original, although certainly 
very straight forward.
In Section 3, we showed that any single permanent fault in 
the adder itself produces at most a distance 1 error in the sum, 
and that the signs of any errors which appear in different applica­
tions of the adder may be different. If the fault remains fixed, 
all errors appear at the same location in the sum.
In Section 4, we selected codes of the form (2X-l)n, x > 2, 
having the required minimum distance 2 for single error detection. 
The checking procedure then became a mod (2X-1) addition of groups 
of any multiple of x bits in the sum. Complete system equations 
were written out, showing the design of an indicative example.
The resulting scheme has several salient features, among 
them the advantages of
1) parallel addition
2) high speed error checking
3) slight additional circuitry requirement of the checking 
algorithm
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4) complete detection of all errors caused by the allowed 
faults, or their equivalents,
and the disadvantages of
1) the requirement for a (2X-l)n coder and decoder
2) the fan-out problem in the carry circuit
3) the consideration of only single fixed faults, or their 
equivalents, in the theory.
Chief among the disadvantages is probably the requirement 
of a coder and decoder. Although the checking procedure does demand 
little additional circuitry within the adder itself, the desire for 
error detecting capability in general indicates the need for some 
type of coder and decoder. These could add considerably to the 
size and cost of the arithmetic unit. And as is the case in any 
coding procedure, additional bits are required in every word to 
provide enough information so that errors may be detected. Thus, 
the range of usable numbers per bit of word length is reduced. Also, 
faults in the gating circuitry which changes the arithmetic unit 
from the adding to the checking mode may not be detected. On the 
other hand, reliable detection of all errors caused by a single fixed 
fault of the assumed type inside the adder is a worthwhile 
accomplishment.
Several possibilities remain to be examined. For instance,
\
the Weinberger and Smith scheme was selected here for the reasons 
indicated in Section 2, but we did not pretend that this design 
could not be improved. Indeed, there may be adders of an entirely 
different structure which still retain the property that a single
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fixed fault produces at most a distance 1 error. This thesis then 
would show that an A*n code with A = 2X-1 could be applied to detect 
the resulting errors.
Also, it may well be that other An + B codes besides the 
ones used here could be employed which admit to a sufficiently 
simple checking algorithm. In fact, for adder designs having a 
maximum distance error greater than 1 , other codes must be employed.
Finally, it may be possible to describe in general the 
properties of the errors produced by any adder which satisfies the 
general requirements of Figure 1, in which the carries are generated 
separately and the sum bits are generated by disconnected modulo 
2 summers. These questions are considered beyond the scope of this
paper.
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